INTRODUCTION
An important component of the power consumption in digital processors involves the transmission of data through high capacitance busses. Several techniques have been proposed to reduce the power dissipation in these busses through the use of coding techniques, low-swing signaling, and charge recycling [l] [2] [3] . The use of reduced swing communication is attractive, but also suffers from reduced signal to noise ratio, especially as the power supply voltages are scaled [4] [5] [6] [7] . An excellent reference that compares various low-swing techniques is presented in [ 11.
The coding of data has been explored for reducing power dissipation through the reduction of transitions. The basic idea is to add redundancy to encode the data on the bus. One effective approach proposed is the bus-invert technique in which the data bus is conditionally inverted to reduce the overall transitions [8] . If more than 50% of the bits change, the whole bus is inverted. Therefore, in addition to the data, an extra bit must be transmitted to indicate if the bus is inverted. In [9] , temporal data correlations are exploited to reduce switching activity. Fundamental bounds on transition reduction are developed.
BUS AND DRIVER MODEL
The previous work on data bus coding use a simple electrical model in which lines are simply replaced by lumped grounded capacitors. Although this model is convenient for closed form mathematical analysis of the power consumption, it is not appropriate for submicron technologies. This is because the smaller scales make the distributive nature of the lines non negligible and even more because lines are placed geometrically closer to each other, so the inter-wire capacitances C, become important with respect to the substrate capacitances C , (see Figure 1) .
In Figure 1 This implies that the transition activity by itself is no longer the appropriate "measure" of power consumption. This complicates the exact calculation of the power consumption (making the standard assumption that the data sequences are white noise of 0's and 1 's). In future work, we will extend this model to include the distributed nature of the wire.
--- In order to calculate the energy consumption caused by a transition using the above model, we need a model for the drivers of the lines too. We adopt the following simple one. 
DERIVATION OF THE ENERGY FUNCTION
Combining the model of the data bus with the one of the drivers,
we have the circuit in Figure 3 . The buffers are replaced by resistors that are either connected to power supply (Vdd) or GND. .., n -1 . 
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The energy consumed (or deposited) by the driver k during the transition is:
Integrating Equations 2, 3, 4 from 0 to infinity and using Equa- 
Hence the total energy consumed during the transition is given by the sum, and
It should be mentioned that if we normalize the energy function by setting C, = 1 and V,, = 1 , then the multiplications of the form VI . V," for any x,jz,w, are reduced to logical AND operations. The calculation of the energy E is then completed by counting ones and doing five additions and one multiplication (assuming h is a convenient rational number could save a lot of complexity in the multiplication).
Bus CODING TECHNIQUES
For a data bus with m-lines one way of coding for low power is first to expand it by adding a-more lines and then modify the driving circuit of the bus so that only the words of a subset Z of the (total) set T = (0, are transmitted. The subset Z must contain at least 2, words whose average energy cost of use is less than that of the original bus.
It is a principle of coding theory that the larger the data set you want to compress the higher the efficiency of the compression is. The same is true for coding techniques that achieve power reduction in data busses. Suppose that we could afford a large latency in the data transmission. Then we could store a long sequence of data, process it and then transmit it through the data bus. This in general would allow for very efficient power saving algorithms. Unfortunately a large latency is not usually acceptable. Therefore we propose a family of coding schemes with minimal latency. Let
(14)
be the data vector that must be encoded and transmitted at time k and let
be the vector containing the logical values of the bus lines at time k . We set n = m + a and decompose the vector L ( k ) into two parts. The data part, and the code part,
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so, L ( k ) = ( L D ( k ) , L c ( k ) ) .
In Figure 4 , the encoder and decoder schemes are shown.
The function E is the energy function described above. The Eblocks in Figure 4 calculate the cost of transitions from the current state L(k -1 ) of the extended bus to its possible new states
..... 
Finally the control function C, is defined to give as output one of the J , 's for which the transition from L(k -1) to L ( k ) has the minimum possible cost with respect to r.
A Special case
If the ratio h is in the order of one or greater, an important part of the energy consumption E, is due to the interaction of adjacent lines. This motivates a choice of P,, r = 0, . . ., 2' -1 that "break" sequences of data patterns that would cause a lot of energy consumption. We give a class of such sets that has interesting energy saving results. In this case, the whole coding scheme can be thought as a generalization of the Bus-Invert technique [8] .
We have chosen P,, r = 0, ... 
where, r = (rl, r,, ..., r a ) , 
SIMULATIONS
The encoder -decoder scheme described in Section 5 was simulated using the class of sets P , , r E (0, 13" defined above. A sequence of 5000, m-bit words was used in every simulation. The bits of the words were realizations of independent and uniformly distributed in { 0, 1 } random variables. 
(21) EO
Where E, is the total energy consumed when the coding was used and Eo is the total energy consumed without coding. The energies were calculated using Equations 11,12,13. In this initial research, the power consumption of the encoder and decoder circuits were ignored. This approximation remains valid for very high capacitance data busses and for small values of the parameter a, where the complexity of the circuits is low. The results presented here however, provide a bound on the energy savings.
CONCLUSIONS
In this paper a new coding technique for low power has been presented. It is based on an model for data bus that explicitly considers the inter-wire capacitance. It was observed that the power dissipation is no longer minimized by simply minimizing the transition activity. Depending on the technology parameters (i.e., the relative size of inter-wire capacitance to the substrate capacitance), our proposed coding technique could save up to 40% of the power consumed by the drivers of the lines. 
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